题目

ECE260B_WI25_A00 ECE260B Final Quiz

多项填空题

In the code below, the main controller sends the “acc” signal to the accumulator, which accumulates “in” on the variable "psum". Once the “acc” signal goes low, the accumulated value is supposed to be reset to zero. Fill in the blanks with the correct variables from the options (you can put the same variable in multiple blanks): [acc_done/psum/in/acc/acc_cnt/num_limit] if (acc) begin if (acc_cnt == num_limit) begin acc_done <= 1; … end else begin [Fill in the blank], <= [Fill in the blank], + 1; psum <= in + psum; end end else begin acc_done <= 0; [Fill in the blank], <= 0; end

查看解析

标准答案

Please login to view

思路分析

We are given a Verilog-like snippet where the main controller sends acc to the accumulator, which accumulates in on psum. When acc goes low, the accumulated value should reset to zero. The prompt asks to fill blanks with the correct variables from the provided options: acc_done, psum, in, acc, acc_cnt, num_limit. The provided answer suggests filling all blanks with acc_cnt. Here's how to reason through each part and why acc_cnt is the appropriate choice. First, consider the purpose of acc_cnt in this context. The code checks if (acc_cnt == num_limit) to determine when to assert acc_done. That implies acc_cnt is......Login to view full explanation